



A Pipelined Architecture of High-Speed RSA Encryption
 





In the preceding study,the author presented a design of a high-speed RSA encryption
 
processor using redundant binary number arithmetic and table-look-up.The purpose of this
 
study is to improve the encryption rate of the processor when the plaintext data is continuously
 
input.This paper newly presents a pipelined architecture in which the table data is circulated
 
over al pipeline units in order to make use of a single residue table for al these units.It is
 
demonstrated that the encryption rate for continuous input data of the presented processor is
 
approximately 2.4 times that of conventional processors.




























































































Step 2-2とStep 2-3のくり返しの数 R は，






















































































































































Fig.1 Circuit diagram of the processor 図2 剰余計算回路のブロック図
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